

# NANOMAGNETISM FOR ICT: FROM SPINTRONICS TO NEUROMORPHIC

**B.Dieny** 

Acknowledgements: O. Fruchart









#### **General trends in microelectronics**





#### 2) Power consumption



Nicola Jones, https://www.nature.com/articles/d41586-018-06610-y

These trends yield to physical limits : New paradigms are needed (Beyond CMOS).

## Spintronics can help !

CEE USA USA GRENOBLE Université Grenoble Alpes

3) Volume of data

bernard.dieny@cea.fr



GRENOBLE

#### 14/09/2023

## **Spin-electronics can help!**

Data storage thanks to steadily increasing areal density on hard disk drives

Non-volatile magnetic memories (MRAM) to reduce power consumption and speed up communication between logic and memory

Neuromorphic architecture to improve computing efficiency for specific applications





**ESM** 





## **Spin-electronics can help !**

Data storage thanks to steadily increasing areal density on hard disk drives

Non-volatile magnetic memories (MRAM) to reduce power consumption and speed up communication between logic and memory

Neuromorphic architecture to improve computing efficiency for specific applications













### Inside a hard disk drive



In most HDD, several disks are stacked (up to 10 nowadays) with one head per plate



Areal density used to increase by 60%/year but access time decreased by only ~5% per year



14/09/2023



spintec

### **Principle of magnetic recording**



6

#### Hard Disk Drive (HDD)



GRENOBLE

UGA

JG

niversité



Present areal density ~1Tbit/in<sup>2</sup> = 155 Gbit/cm<sup>2</sup> Bit size ~ 20 nm x 40nm Disk rotating at 7000-10000rpm, linear velocity of ~20m/s Head fly height ~ 5nm

bernard.dieny@cea.fr

14/09/2023

**ESM** 

### HDD: a « Formule 1+++ » Technology



### Today's 700Gb/in<sup>2</sup> HDD technology ---- Scaled × 1 million



14/09/2023

**ESM** 

#### Thanks to J.Childress



bernard.dieny@cea.fr

### MR sensors for magnetoresistive heads



- Heads based on MgO based magnetic tunnel junctions
- Typical sensor size ~ 30nm x 30nm
- Sensor resistance ~ a few hundred Ω to match pre-amplifier input impedance
- Implies very low RA magnetic tunnel junctions (below  $1\Omega.\mu m^2$ )
- TMR as large as possible but typically ~50% for RA~0.5 $\Omega$ .µm<sup>2</sup>
- Steady need to reduce RA, increase MR amplitude, decrease shield to shield spacing
- New schemes needed to keep on increasing areal density (CPP-GMR with Heusler alloys, lateral spin-valves...)

bernard.dieny@cea.fr



### **Giant TMR of MgO tunnel barriers**



9

S.S.P.Parkin et al, Nature Mat. (2004), nmat1256. S.Yuasa et al, Nature Mat. (2004), nmat 1257.

- Very well textured MgO barriers grown by sputtering or MBE on bcc CoFe or Fe magnetic electrodes, or on amorphous CoFeB electrodes followed by annealing to recrystallize the electrode.
- High TMR due to additional spin-filtering effect associated with symmetry of electron wave functions.





### Still used in HDD magnetoresistive reader with RA~0.3 $\Omega$ .µm<sup>2</sup> and TMR ~70%







### For extremely low RA (<0.1Ω.µm<sup>2</sup>), Heusler alloys based CPP spin-valves



Still issues with high temperature deposition of Heusler alloys (~400°C while max temperature for MR heads ~250°C) and total thickness of GMR stack.

A.Hirohata et al, Materials **2018**, *11*(1), 105;



14/09/2023

11

spintec



## **Advanced Reader Concepts**

Université Grenoble Alpes

UGA



G.Albuquerque et al., "HDD Reader Technology Roadmap to an Areal Density of 4 Tbpsi and Beyond", IEEE trans.Mag.58, 3100410 (2022)

READER ROADMAP TECHNOLOGY CHALLENGES

Reader Challenges	Key Issues	Possible Solutions	Important Research Projects
Signal	MR ~ 100% is required near RA 0.2 ohm.um2 for 2.4 Topsi. (assumes 3dB from TDMR) MR >> 100% is required near RA 0.1 ohm.um2 for 4.0 Topsi. (assumes 3dB from TDMR)	<ul> <li>Continued optimization of MgO MTJ stack.</li> <li>Improved/new electrode-barrier/spacer materials and process for increased spin polarization, filtering.</li> </ul>	<ul> <li>Understand Low RA/ high MR limits for practical MgO MTJ.</li> <li>Optimized materials/ process for improved low RA FeCo/MgO stack.</li> <li>What's after MgO to meet requirements for RA ~ 0.1, high MR?</li> <li>Improved/new spacer materials for TMR, GMR with oxide/ metal/ semiconductor spacers and high spin polarzation FM (e.g. Heusler) electrodes.</li> </ul>
			- Demo high Mik and good uniformity of hano-oxide spacer at Tuhim scale.
Noise	Thermal magnetic noise increases rapidly with shrinking Freelayer (FL) volume	<ul> <li>Reduce Freelayer damping constant</li> <li>Maximize Freelayer saturation magnetization with good anisotropy and low magnetostriction</li> </ul>	<ul> <li>engineered Freelayer and cap materials/ interfaces for reduced damping</li> <li>engineer magnetically soft Freelayer materials near 2.4T</li> </ul>
	Shot Noise and Johnson Noise increase for smaller TMR devices.	- Improved tunnel barrier quality for reduced Shot noise, lower RA for reduced Johnson noise (TMR).	- see above
	Preamp noise can be dominant near 1k Ohms	- Low RA, Lower preamp noise.	- develop lower noise preamp for high impedance , high frequency reader (e.g. 1k Ohm, 3 GHz)
SNR	In thermal magnetic noise limit, Spin Valve SNR scales as FL Ms x Utilization / damping	Improved FL materials engineering for high Ms, optimized utilization and low damping.	- engineer Freelayer with very high Ms, low damping and soft magnetics.
		- New device concepts for 4+ Tbpsi with high SNR	<ul> <li>Fundametal modeling and experimental validation scaling behavior and SNR for NLSV, STO and other promising reader concepts.</li> <li>Demonstrate stable STO operation at 10 nm scale. Develop/ verify high SNR detection method. Scale design for high linear densities.</li> <li>Model and characterize scaling of signal/ noise in NLSV to 10nm scale with &lt;10nm thick channel. Develop very high impedance, high freq detector preamp. Evaluate feasability of Graphene based NLSV.</li> </ul>
Downtrack Resolution	Reader Gap (RG) or shield to shield spacing needs to scale with linear density. BSV RG is near 25nm. rAFM RG may approach ~ 18nm. Reduced RG < 15nm is needed >~3500kBPI.	<ul> <li>Reduce reader stack thickness at ABS. (Thinner FL, SAF, AFM, seed, cap layers)</li> <li>Enable/ improve recessed AFM SV design</li> </ul>	<ul> <li>Thinner AFM, SAF, cap/ seedlayer with equal or better properties.</li> <li>Controlled SAF stiffness in rAFM.</li> </ul>
		- New device concepts with reduced RG	<ul> <li>Experiments and modeling to evaluate STO, NLSV and other promising reader concepts for shield to shield spacings at &lt; 15nm.</li> <li>Invent and develop new high resolution concepts for linear densties &gt; 3500 kFCI</li> </ul>
	HMS is not scaling with AD which drives RG lower to meet P50 requirements.	- Enable lower reader magnetic spacing.	
Crosstrack Resolution	Reader width must decrease < 10nm for >~1100 kTPI	- Improved formation processes for lower sidewall damage	<ul> <li>- characterization and correlation of edge damage/ defects with degraded MR and micromagnetics.</li> <li>- improved low damage etch for &lt;10nm devices.</li> </ul>
	MT10/MT50 increases with decreasing RW.	- Improved side shield materials, thin gap.	- higher permeability side shield materials
	HMS is not scaling with AD which drives RW lower to meet MT10 requirements.	- Enable lower reader magnetic spacing.	
Stability/ Reliablity	Spin torque instabilites can limit reader current density and signal.	<ul> <li>Mitigate instabilities with reduce spin torque and/or increased damping in FL</li> </ul>	- materials and stacks to reduce STT in GMR sensors
	Freelayer materials with high Ms and/or high spin polarization often have high magnetostriction.	<ul> <li>New/improved lower magnetostriction materials with high Ms, high polarization (e.g. Heusler)</li> </ul>	- engineer materals film, multilayers and/or interfaces for low effective magnetostriction
		- Control reader stress.	- How to engineer device stress?
Manufactur- ability	Need high yields for growing complex device with CD < 10nm	- Improved formation processes.	- lower damage etch with reduced power and/or RIE while maintaining junction profile and CD sigma.
	High resistance range for nano-oxide based spacer devices.	- Spacer with homogeneous spin conduction.	- Develop nano-oxide spacer (or similar) with low variance at nm scale.
	Multiple readers add process content and cost	Noval concepts to reduce process content	- Narrow nitch atch process



**Spintec** 

SEAGATE

#### consortium

13

bernard.dieny@cea.fr

GRENOBLE

UGA

JG

Université Grenoble Alpes

Cez

14/09/2023

ESM

### **Magnetic media**

#### **Required properties :**

- Granular media, grain size ~5nm, decoupled grains
- High M<sub>sat</sub>, Square hysteresis loops (M<sub>r</sub>/M<sub>sat</sub>>0.9)
- Large H<sub>c</sub> (>0.4T)
- Longitudinal media until 2004, perpendicular media (PMA) since 2004

#### Exchange coupled composite media (ECC media) :

The magnetization reversal is nucleated in the softer layer and then propagates in the harder layer



R.Victora, IEEE Trans.Mag. 41, 537 (2005)

hcp, c-axis out-of-plane

Pt: Higher anisotropy (strong spin-orbit coupling) Cr, P : Diffuse towards grain boundaries and decouple the grains.



- Roughness of bit transitions determined by grain size.
- -> Need to decrease grain size to increase areal density.



14/09/2023





CoCrPtX



Two possible states for the magnetization of each grain





Close to the superparamagnetic limit, the smaller grains are unstable. The data are gradually lost



Stability of the stored information over 10 years at 80°C implies

i.e.

$$\left(\frac{K_u V}{k_B T}\right) > Ln\left(\frac{10 \, years}{10^{-9} \, \text{sec}}\right)$$



bernard.dieny@cea.fr

14/09/2023

ESM

### Superparamagnetic limit in recording media (cont'd)



Decreasing grain size :  $\Rightarrow$  Need to increase anisotropy to maintain

 $K_{uniaxial anisotropy}$ \*grain volume > 40 k<sub>B</sub>T

In CoCrPt, K<sub>uniaxial anisotropy</sub>~ 4.10<sup>5</sup>J/m<sup>3</sup>. Minimum grain size ~7nm

At 1Tbit/in<sup>2</sup>, bit length~15nm

i.e. ~ 2 grains in a bit length !

6 grains crosstrack

Hard to further decrease the grain size and bit length with conventional CoCrPtX media !!!

#### There exist magnetic material with larger perpendicular anisotropy e.g. L10 ordered FePt alloys



Grains magnetically stable down to 3nm

<u>But</u>: Anisotropy  $\mathbf{7} \Rightarrow$  field required to write  $\mathbf{7}$  (~2.5T for FePt)

However, maximum field produced by write head determined by magnetization of pole piece ~ 1.5T for the best known materials (FeTaN)

 $\Rightarrow$  Impossible to write in FePt at 300K.





### **Magnetic recording trilemma**



#### How to get around this trilemma and keep on increasing the areal density?

- Energy assisted recording (by microwave (MAMR), by heat (HAMR))
- Patterned media







spintec

#### 1<sup>st</sup> approach : Heat Assisted Magnetic Recording (HAMR)



From Seagate

Difficulty: heating of a region of ~20nm with strong thermal gradient.

Heat provided by laser and near-field plasmonic antenna

Combination of heating and application of magnetic field.

Write at high T with reduced anisotropy Store at RT with high anisotropy





14/09/2023



spintec

### HAMR / Local heating produced by plasmonic antenna



W.A.Challener et al, Nature Photonics 3, 220 (2009) D.Weller et al, J.Vac.Sci.Technol. B 34, 060801 (2016) Media heated just above T<sub>curie</sub> Magnetization builds up in the applied field upon cooling below Tc

#### A key difficulty in HAMR is the reliability of the plasmonic transducer

#### **Commercial products announced by Seagate**



9 SEAG



### 2<sup>nd</sup> approach : Microwave Assisted Magnetic Recording (MAMR)



Basic idea: assist field induced switching by a microwave excitation of the magnetization

Thirion, C., Wernsdorfer, W. & Mailly, D. Nature Mater 2, 524–527 (2003).



- Magnetization precesses under the effect of the microwave.
- If the microwave frequency is close to the ferromagnetic resonance frequency, the magnetization absorbs the microwave energy faster than it dissipates it.
- $\rightarrow$ Increase in energy which allows the magnetization to climb anisotropy energy barrier and switch despite H<H<sub> $\kappa$ </sub>.

### Important role of excitation frequency (~30GHz) and of Gilbert damping in media





#### 2<sup>nd</sup> approach : Microwave Assisted Magnetic Recording (MAMR)



- Spin transfer oscillator inserted in the write gap of the write head
- DC Current flowing between main pole and trailing shield



RF field generated by the precession of the STO free layer magnetization

GRENOBLE

UGA

niversité





Calculated switching field threshold as a function of ac field frequency for a series of damping constant values. The pulsed reversing field is at  $30^{\circ}$  angle w.r.t. easy axis and the ac field amplitude is  $0.1 H_k$ .

(J.Zhu IEEE Trans Mag 2008)

#### **Commercial products developped by Western Digital**

bernard.dieny@cea.fr

14/09/2023

### Patterned media : media nanostructured at the bit scale





#### Patterned media technology was proven to work well in the lab.... but not economically viable (too costly/competing technology)



bernard.dieny@cea.fr

14/09/2023

-

ESM

B.Terris et al, J. Phys. D: Appl. Phys. 38 (2005) R199-R222

### Magnetic recording roadmap







bernard.dieny@cea.fr

14/09/2023

### Magnetic racetracks based on domain walls or skyrmions

A shift register memory based on current induced propagation of magnetic textures. Advantages over HDD: No moving parts (i.e. robustness) and possibility to go 3D



S. S. P. Parkin, Science 320, 190 (2008) + patents (IBM)



### Significant progresses made since 2008...





#### **1.** In-plane magnetized racetrack

(large domains, wide DW, DW slow (~few tens m/s) and changing configuration)

**2. Out-of-plane magnetized racetrack, DW moved by bulk STT** (narrower DW, faster DW (100m/s), high current density required for propagation)

**3. Out-of-plane magnetized chiral racetrack with DMI, DW moved by SOT** (narrower DW, faster DW (300m/s), moderate current density required for propagation)

4. Out-of-plane magnetized chiral SyAF racetrack with DMI, DW moved by SOT

(narrower DW, faster DW (1000m/s), moderate current density required for propagation)

Parkin et al. Nat. Nanotechnol. 10, 195-198 (2015)

bernard.dieny@cea.fr





- Reader now based on low resistance MgO tunnel junctions (RA~ $0.3\Omega\mu m^2$ ) with tunnel magnetoresistance ~ 70%. CPP-GMR with Heusler alloys based MTJ will likely be used below RA~ $0.1\Omega\mu m^2$
- Energy assisted technologies developed to overcome the trilemma limit of recording : MAMR, HAMR.
- Increasing competition with Flash SDD but HDD still ahead in terms of cost/Gbit. Tape recording is benefiting from all
  progresses on HDD technology. These 3 technologies complement each other and will keep on coexisting (portable
  application for SDD versus static application with large capacity for HDD).
- Racetrack is a challenging technology from the point of view of reliability and « killer application » unclear. Importance of benchmarking with 3D-Flash technology.





GRENOBLE

bernard.dieny@cea.fr

**ESM** 

# **Spin-electronics can help!**

Data storage thanks to steadily increasing areal density on hard disk drives

Non-volatile magnetic memories (MRAM) to reduce power consumption and speed up communication between logic and memory

Neuromorphic architecture to improve computing efficiency for specific applications







### Magnetoresistance of magnetic tunnel junctions (TMR)

Moodera et al, PRL (1995); Myazaki et al, JMMM(1995). S.S.P.Parkin et al, Nature Mat. (2004), nmat1256 S.Yuasa et al, Nature Mat. (2004), nmat 1257

MgO-based crystalline junctions

Advantages of TMR compared to GMR for microelectronics:

- Larger amplitude of the resistance variation (up to 600% at 300K)
- Larger resistance than with metallic multilayers (a few KΩ vs a few Ω) allowing to connect in series silicon transistors (FET) and magnetic tunnel junctions.







The TMR phenomenon allows reading out the magnetic state of magnetic tunnel junctions from their resistance value

« 0 »  $\leftrightarrow$  parallel configuration  $\leftrightarrow$  low resistance

« 1 »  $\leftrightarrow$  antiparallel configuration  $\leftrightarrow$  high resistance



14/09/2023

spinter



#### Field-driven MRAM



#### **Toggle MRAM**

Cell size=1.55 µm<sup>2</sup>=(1.24 µm)<sup>2</sup> (4Mbit EVERSPIN, GE05, Intermag2004)

Commercialized since 2006 (1Mb, 2Mb, 4Mb, 8Mb, 16Mb) but not scalable. Large power consumption due to field writing.

GRENOBLE



Cell size=0.0084 µm<sup>2</sup>=(91nm)<sup>2</sup> (demo IMEC, TMRC2020) Cell size=0.036 µm<sup>2</sup>=(189nm)<sup>2</sup> (Production 1 Gbit Samsung, IEDM2019)

Commercialized since 2012. Now in production @ all major microelectronics foundries

Still under R&D for fast, very endurant memory application.

The out-of-plane magnetized MTJs offer better downsize scalability of STT-MRAM and better tradeoff between retention and writability than for in-plane magnetized MTJs





**Spintec** 

**Reading**:



How to write ?

31



















### Spin transfer torque magnetic random access memory

# 

### **STT-MRAM** assets :

- Non-volatility
- sub-20nm scalability

- 1e+01 time [ns] 0 10 1e-1 + 20 ♦ 50 1e-2 Error Rate × 100 1e-3 1e-4 og Write I 1e-5 D=11nm 1e-6 Rp=100kΩ 1e-7 TMR=53% Eb=34.6 1e-8 1e-9 -0.4 -0.2 0.0 0.2 0.4 0.6 0.8 -0.8 -0.6 Write voltage [V]
- 8 Mbit fully functional demo from TDK/Headway Techno now transfered to TSMC





Positive Polarity

1,2 1,4

Voltage(V)

Fit with E model

10 years

1,6 1,8

**ESM** 



### 5nm STT-MRAM cell (SPINTEC)

N.Perrissin et al, Nanoscale.10, 12187 (2018)



Write endurance

Write speed



14/09/2023

1,0

10<sup>3</sup>

10<sup>28</sup>

10<sup>24</sup>

10<sup>20</sup>

10<sup>16</sup> 10<sup>12</sup>

10<sup>8</sup>

10<sup>4</sup>

10<sup>0</sup>,8

Quasi unlimited endurance at normal operating voltage ~ 0.6V

#### An increasing number of industrial actors active in the MRAM arena





### **STT-MRAM first application : Embedded Flash replacement**

#### <u>Advantages</u>:

Fabrication of STT-MRAM requires 3 levels of masks instead of 15-20 masks for eFLASH + much better endurance (>10<sup>12</sup> vs 10<sup>5</sup>) + much faster write (40ns vs 100µs)+ much reduced energy (400x reduction)

#### eNVM is a must for **Microcontrollers (μC)** products . <u>Market segments</u>: Automotive (>50%); Smart Cards; Consumer Applications

- **1Gbit High Density Embedded STT-MRAM in 28nm FDSOI Technology**, K. Lee et al, Samsung Electronics Co Endurance >10<sup>10</sup> cycles (versus 10<sup>6</sup> in 2018), 10 years retention
- Manufacturable 22nm FD-SOI Embedded MRAM Technology for Industrial-grade MCU and IOT Applications V.B.Naik et al, GLOBALFOUNDRIES -40~125 °C operating range. 10<sup>6</sup> endurance and 5x-solder reflows
- 22nm STT-MRAM for Reflow and Automotive Uses with High Yield, Reliability, and Magnetic Immunity and with Performance and Shielding Options *W.Gallagher et al, TSMC*

-40 to 150°C operation, ten-year native magnetic field immunity >1100 Oe at 25°C at 1ppm bit upset level









MRAM in the memory hierarchy to reduce static power consumption



Replace part of the volatile working memory (part of DRAM, Last level Cache SRAM) by a non-volatile memory (MRAM). Allows to switch off all temporarily unused blocks of electronic circuits (e.g.microprocessors) thus reducing leakage  $\rightarrow$  Normally-Off/Instant-On electronics



14/09/2023

spintec

CMOS/magnetic integration for more efficient data transfer between memory and logic

#### Memory vs. CPU speed mismatch

Logic keeps waiting for data + large power consumption associated with transferring data between memory and logic blocks

#### With silicon technology (CMOS) only:



 -Slow communication between logic and memory -few long interconnections
 -Large dynamic consumption associated with data transfer
 -complexity of interconnect paths -large footprint on wafer



#### With hybrid silicon (CMOS)/magnetic:



spintec

-Non-volatility in logic -Reduced static and dynamic energy consumption **Bring logic inside the memory (« LOGIC IN MEMORY »)** -Fast communication between logic and memory -Numerous short vias -Simpler interconnect paths -Smaller footprint on wafer 14/09/2023 ESM 38

spintec

With STT-MRAM, tradeoff between write speed and endurance :



### **Spin-orbit-torque magnetization switching**



40

Miron, et al., Nature, 476, 189 (2011)

• When switching layer has out-of-plane anisotropy, **need to apply an external magnetic field** to break the symmetry between up and down states.







### First 300mm SOT-MRAM cell demonstration (IMEC)





umec

spintec

magnetic

K. Garello et. al, VLSI Circuit Symposium, doi:10.1109/VLSIC.2018.8502269 (2018)

MTJ = 60nm SOT = 120\*390nm<sup>2</sup> Pitch: 260\*540 nm<sup>2</sup>



bernard.dieny@cea.fr

14/09/2023

ESM

### **Demonstrations of SOT-MRAM chips on 300mm wafers**

imec

#### Manufacturable stand-alone SOT-MTJ with PMA technology and magnetic hard mask



- Reliable sub-ns switching
- Sub-Volt operation

niversité

K. Garello et. al, VLSI Circuit Symposium, doi:10.23919/VLSIC.2019.8778100 (2019)

GRENOBLE



Hybrid SOT-STT with PMA technology





spintec

42

# First integration of SOT-MRAM with CMOS (in-plane technology)



N. Sato et. al, INTEL, VLSI Technology Symposium 2020 doi:10.23919/VLSIC.2019.8778100 (2020) M. Wang *et al., Nat. Electron.,* vol. 1, no. 11, pp. 582–588, (2018)

M. Natsui et. al, Tohoku, VLSI technology symposium 2020 DOI: <u>10.1109/VLSICircuits18222.2020.9162774</u>

### **Near-memory or In-memory computing**

#### **Conventional computer architecture**

Slow bandwidth between logic and memory Logic operation much faster than data transfer + high power consumption associated with data transfer.

Issue partly addressed with memory hierarchy but not sufficiently



#### In-memory Computing

Perform logic operation inside the memory array

STT and SOT-MRAM well suited for this application thanks to their write speed and endurance



Activate several wordlines at the same time and compare the sum current to a threshold characteristic of the logic operation

spintec

Jain et al, Date18, DOI: 10.23919/DATE.2018.8342277



Perform logic operation directly in the memory without moving any data out-of the memory:





14/09/2023

spintec

### **Towards ultralow power: Voltage controlled devices**



 $V_{write}$ 

- Low power writing by voltage controlled magnetization switching :
- As long as required voltage to write below ~1V, 1/2CV<sup>2</sup> << RI<sup>2</sup>τ ~aJ ~fJ
- Voltage Control of Magnetic Anisotropy (VCMA)
  - VCMA due to interfacial charge depletion/accumulation :

Relatively weak effect,  $\beta$ ~10-100fJ/V/m

Very fast change of Ks (sub-ps time scale)

- VCMA due to ionic migration U. Bauer et al, Nat. Mat. 14, 174 (2015)

Much larger amplitude  $\beta$ ~200-10,000fJ/V/m

Slower dynamics due to ionic motion (~µs-ms)

- Multiferroïc materials : e.g. BiFeO<sub>3</sub> (Spaldin, Ramesh, Nat.Mat.18, 203(2019))
- Artificial combinations of piezo/magnetostrictive materials

X.Liang et al, sensors, 20, 1532 (2020)



2008



2011

Cu or FeCoB

e | MgO | Zr Bauer, 2012]

Ta CoFeB MgO

Ta|CoFeB|MgO

2012

B.Dieny, M.Chshiev, Rev.Mod.Phys.89, 025008 (2017)

2013

2014

2015 Year

Wang, 2012]

Ta|CoFeB|MgC

2010

**High RA** 

VCMA or multiferroïc

 $\beta(\mu J V^{-1} m^{-1}) = dK_s / dV$ 

Au | Fe | MgO [Maruyama, 2009]

2009

10<sup>4</sup>

10<sup>3</sup>

10<sup>2</sup>

10<sup>1</sup>

Strain and Ionic migration

**Orbital charge** 

\*\*\*\*

Rajanikanth, 2013

Ultralow power electronics based on combined spin orbit readout and voltage controlled writing



#### Very promising in terms of power consumption

but still lot of material and technological developments needed to make it work (e.g. ability to switch magnetization with a few tens of mV)

bernard.dieny@cea.fr

14/09/2023

ESM

46

spintec

**Spin-electronics can help!** 

Data storage thanks to steadily increasing areal density on hard disk drives

Non-volatile magnetic memories (MRAM) to reduce power consumption and speed up communication between logic and memory

Neuromorphic architecture to improve computing efficiency for specific applications













### **Neuromorphic electronics**

20 W







Analog, ٠

cea

- processing Memory and intimately mixed
- Massively parallelized processing ٠

GRENOBLE

UGA

Time scale per operation ~ ms

G

niversité noble Alper



Brain :

#### High-performance computing



#### **Computer : Von-Neuman architecture**



- Digital, ٠
- memory and processing are separated,
- sequencial processing in CPU,
- parallel processing in GPU
- Time scale per operation ~ns ٠

14/09/2023



bernard.dieny@cea.fr

### **Spintronics for artificial neural networks**





Ingredients for neural networks: non-linearity, memory and plasticity



### **Spintronics for artificial Neurons network / Artificial neurons**

Neuron : Integrates the input signals up to a certain threshold above which an electrical pulse is generated and sent towards the next interconnecting synapses

Example : artificial neuron based on current induced domain wall propagation





spintec

I<sub>input</sub>> I<sub>switch</sub>

bernard.dieny@cea.fr

14/09/2023

ESM

on

Using spin-torque nano-oscillators and stochastic MTJ for neuromorphic computing

Assets of spintronics hardware components for artificial Intelligence (AI)

- Intrinsically hysteretic and non-linear
- Much lower power and footprint than dedicated CMOS AI

NB: weakness = small gain





Rossant et al., Fronțiers in Neuroscience 5, 9 (2011)

GRENOBLE

UGA

noble Alper

bernard.dieny@cea.fr

14/09/2023

ESM

\_\_\_\_

51

spintec

#### Example: vowel recognition from the synchronization pattern of an array of 4 nano-oscillators

cea





## CONCLUSION

- Hard disk drives technology, a "Formule 1+++" technology which works ! Despite competition with SDD, will still be commercialized for quite some time considering the exponentially growing amount of data to be stored.
- STT-MRAM constitutes the 2<sup>nd</sup> major application of spintronics after HDD and magnetic field sensors
- STT-MRAM have now entered in volume production (Samsung, TSMC, Global Foundries, INTEL).
- **Replacement of embedded Flash** (much fewer masks required for fabrication of STT-MRAM (3) vs >15 for eFLASH).
- Last level Cache and persistent memory application (much smaller footprint than SRAM + non-volatility). However, may be better addressed by SOT-MRAM.
- The launching of MRAM volume production marks the acceptance of this hybrid CMOS/magnetic technology by microelectronics industry. Will greatly facilitate the industrialization of future "bright ideas" of spintronic devices
- Further applications of MRAM foreseen in the field of AI, In-memory computing, low power electronics, IoT, High Performance Computing (HPC), cryoelectronics...



14/09/2023



nr vol

**ESM** 

Magnetization reversal by spin-orbit-torque in MTJ electrode with in-plane current





bernard.dieny@cea.fr

14/09/2023