

### From physics to products

#### From MRAM to MLU and beyond memory

Magnetic Random Access Memory Magnetic Logic Unit

> Lucien Lombard Crocus-Technology



### Overview

- 1 The semiconductor industry
- 2 Crocus-Technology
- 3 MRAM Technology
- 4 From the Lab to the Fab challenges of industrial products
- 5 From TAS to MLU
- 6 Product developments
- 7 Conclusion



### The semiconductor industry

Assembly of companies engaged in the design and fabrication of integrated circuit.

Rank 2011	Rank 2010	Rank 2009	Company	Country of origin	Revenue (million \$ USD)	2010/2009 changes	Market share
1	1	1	Intel Corporation	USA	40 020	+24.3%	13.2%
2	2	2	Samsung Electronics	South Korea	28 137	+60.8%	9.3%
3	4	4	Texas Instruments	USA	12 966	+34.1%	4.3%
4	3	3	Toshiba Semiconductors	<ul> <li>Japan</li> </ul>	13 081	+26.8%	4.3%
5	5	9	Renesas Electronics (1)	<ul> <li>Japan</li> </ul>	11 840	+129.8%	3.9%
6	9	6	Qualcomm	USA	7 200	+12.3%	2.4%
7	7	5	STMicroelectronics	France Italy	10 290	+20.9%	3.4%
8	6	7	Hynix	South Korea	10 577	+69.3%	3.5%
9	8	13	Micron Technology (2)	USA	8 853	+106.2%	2.9%
10	10	14	Broadcom	USA	7 153	+7.0%	2.3%

Source : iSuppli Corporation supplied rankings for 2010 @ (Semiconductor foundries are excluded) Industry dominated by US, Japan and South Korea


- What bring semiconductor devices :
  - Low Power comsumption and power dissipation
  - High reliability
  - Small size
    - $\rightarrow$  allow IC miniaturization

- Generate ~\$300 billions revenue (year2010).
- Formed around 1960.

Note :

• Principle : use semiconductor material to realise transistor based integrated circuits.


CPU, Memory, amplifiers,...





### The semiconductor industry

An Industry organized to follow a Very Agressive Roadmap over the last 40 years!!



 $\rightarrow$  higher performances at reduced cost to increase profits



- Technology node shrinked from 10µm to 10nm
- Wafer size increased from 50mm to 300mm (450mm wafers in a few years)

How to continue this road map? What can be done beyond CMOS?

For futher reference see the International Technology Roadmap for Semiconductors @ http://www.itrs.net



#### Key Milestones Partnership with Leaders

2006/2008 Crocus funded: CEA/LETI/Spintec MRAM development: SVTC

#### 2009

□ Manufacturing - Tower Jazz @ 130nm

#### 2010/2012

Invent MLU: MIP – Logic
 \$250M JV: CNE @ 90nm-65nm-45nm
 JDA with IBM: MLU deployment



Business development

with Morpho: Smartcard
with Inside secure
with SMIC: CMOS supply





# **Corporate Profile**

- Powerful Ecosystem



Crocus Nano Electronics Tower Jazz



**Investors**:

\$125M cash raised Committed Syndicate




Strong team:

50 Employees »200 Associated persons




### **Operations**






### What is MRAM?





### Technology: Process Schematic





# The search for the "universal memory"






### **MRAM vs. other Memories**

	DRAM	SRAM	NAND Flash	NOR Flash	FRAM	MRAM	PRAM
Stability (Not volatile)	NO	NO	YES	YES	YES	YES	YES
Current max size	4Gb	128Mb	32Gb	2Gb	16Mb	16Mb>8Gb	512Mb
Write speed	10ns	5ns	1000ns	1000ns	100ns	15ns	100ns
Read speed	10ns	5ns	1000ns	50ns	15ns	15ns	15ns
# of rewrites	10**16	10**16	10**3	10**4	10**10	10**12+	10**6
MLC	NO	NO	YES	YES	NO	Yes	?
Cell size	6F <sup>2</sup>	80F <sup>2</sup>	4F <sup>2</sup>	10F <sup>2</sup>	30F <sup>2</sup>	8-25F <sup>2</sup>	10F <sup>2</sup>
Structure	1Tr+1C Capacitor	6Tr Transistor	1Tr Control gate Floating gate	1Tr Control gate Floating gate	1Tr+1C Ferroelectric layer Transistor	Magnetic layer P	1Tr+1C
		AA					


### the Quest... THE Universal Memory



CROCUSTechnology




### MRAM Field of Use



#### \*\*\* Source: industry data quest




#### MTJ: the heart of MRAM bit cell






# Scaling : the stability issue





There are many MRAMs !







#### TAS-MRAM Thermally assisted writing



The data can be "unlocked" by locally heating the memory cell use current flowing through the junction to heat the storage layer above its blocking temperature: perfect selectivity






Switch the storage layer by a single magnetic field




#### **TAS writing**






#### From MRAM to MLU: Stability





### Technology: Process Roadmap






#### Technology: Magnetic materials




*Timaris sputtering tool from SINGULUS 200mm wafers Installed at Minatec, Grenoble* 





#### Technology: Thermal Management



Compared to Standard MRAM, stack changes are :


- Add anti-ferromagnetic layer
- Add thermal barriers
  - Concentrate heat
  - Control temperature rise
  - Reduce heating power






VS.













### Technology: Process Schematic






#### Technology: GEN 3 PROCESS FLOW








- Deposit Dielectric and open Via
- Deposit Strap Metal (PVD). Ta




- Pattern Strap Metal
- Etch Strap Metal






- Deposit Magnetic Stack (PVD) -Total of 10 -12 thin layers. 7 to
  - 8 different materials : Ta, Ru, FeMn, CoFe, CoFeB, Mgo, NiFe
  - Precise thickness and film morphology control




- Magnetic Stack Etch
  - Precise side wall control
  - No redeposition and short
  - Post shape control
  - Magnetic film affected by CI and F etch






Dielectric Deposition



 Via First Cu Dual Damanscene process (PVD) Ta, TaN, Cu seed







#### From the Lab to the Fab : The challenges for functional products

#### Functional device over 10 years and 10<sup>12</sup> write cycles :


Yield for Read Head production :

1 device = 1 MTJ  $\rightarrow$  40% bit yield on a wafer is enough to make profits.

For one functional one 1Mb MRAM, bit yield within this memory has to be >99,9999%

**Objective of Reliability + Yield :** 

 $\rightarrow$  Errors rate <10<sup>-6</sup> over 10 years and 10<sup>12</sup> write cycles








From MRAM to MLU Magnetic Unit Logic




## From MRAM to MLU Magnetic Unit Logic






### **MRAM to MLU**

- MRAM: 2 states: Parallel "1", or Antiparallel: "0" ٠
- Thermally Assisted Switching (TAS): Pin storage layer •
- Self reference cell: Reference layer becomes as sense layer for the field line •
- Magnetic Logic Unit (MLU): 3 terminal device •






### Match-in-Place<sup>™</sup>






### Accelerate innovation From MRAM to MLU






# **Dense L-cell**






# Match in Place

- Fully leverage TAS and self reference
- Use sensing layer for matching purpose.
  - Field lines carry the input key
- Stored key is blocked by the top AF








#### Traditional


#### "Read & Compare" Authentication






## The Issue in Traditional

#### "Read & Compare" Authentication





Direct Match in Place Authentication




The MLU does two things: store and compare, and does it fast (15ns). The confidential reference pattern gets compared inside the MLU.

Confidential stored information never leaves the MLU.




### Illustration of match chain



No input data




### Illustration of match chain






### Illustration of match chain






### search





# MLU Application: Smartcard



#### **MLU Advantages:**

- Advanced Security Features......Tamper Resistance, "Zero Knowledge Proof"
- Streamlined Process Integration....Backend Wafer Process, Standard CMOS




#### Need Higher protection: Secure chip based authentication is gaining acceptance



# 1- Highly Secure


- **2-User friendly**
- **3- Mature technology**
- 4- Low cost








# MLU Implementation 50x simpler





### MLU Application: High Temperature & Sensor



#### MLU Advantages:

- Capable of 250°C operation...MLU data storage at very high temperatures
- Sustainable Lower Cost ......2 Masks, Low Voltage, Faster Test
- High Sensitivity ......> 10<sup>4</sup> field range, Integration with CMOS




# MIP Signature data base Check only - Non readable





### Positioning MLU in the Cloud: Random access





- > Secure Bio-metric chip for terminals
- > Bio-metric data base for search for GSPS engines
- > Irreversible NV-memory loss modes
- Image recognition
- Look up table for CPU HW acceleration



Acknowledgements

# **Crocus' Technical team**

France: Magnetic physics & security California: Microelectronic team & design

## **Crocus' R&D partners**

### LETI/CEA, Spintec, SVTC and Tower, IBM

