

# From physics to products

From MRAM to MLU and beyond memory

Magnetic Random Access Memory

Magnetic Logic Unit

Lucien Lombard  
Crocus-Technology

# Overview

---

- **1 - The semiconductor industry**
- **2 - Crocus-Technology**
- **3 - MRAM Technology**
- **4 - From the Lab to the Fab challenges of industrial products**
- **5 - From TAS to MLU**
- **6 - Product developments**
- **7 - Conclusion**

# The semiconductor industry

Assembly of companies engaged in the design and fabrication of integrated circuit.

Rank 2011	Rank 2010	Rank 2009	Company	Country of origin	Revenue (million \$ USD)	2010/2009 changes	Market share
1	1	1	Intel Corporation	USA	40 020	+24.3%	13.2%
2	2	2	Samsung Electronics	South Korea	28 137	+60.8%	9.3%
3	4	4	Texas Instruments	USA	12 966	+34.1%	4.3%
4	3	3	Toshiba Semiconductors	Japan	13 081	+26.8%	4.3%
5	5	9	Renesas Electronics (1)	Japan	11 840	+129.8%	3.9%
6	9	6	Qualcomm	USA	7 200	+12.3%	2.4%
7	7	5	STMicroelectronics	France  Italy	10 290	+20.9%	3.4%
8	6	7	Hynix	South Korea	10 577	+69.3%	3.5%
9	8	13	Micron Technology (2)	USA	8 853	+106.2%	2.9%
10	10	14	Broadcom	USA	7 153	+7.0%	2.3%

Source : iSuppli Corporation supplied rankings for 2010 (Semiconductor foundries are excluded)


Industry dominated by US, Japan and South Korea

- What bring semiconductor devices :
  - Low Power consumption and power dissipation
  - High reliability
  - Small size

→ allow IC miniaturization

- Generate ~\$300 billions revenue (year2010).
- Formed around 1960.
- Principle : use semiconductor material to realise transistor based integrated circuits.

CPU, Memory, amplifiers,...



Note :



IC = Integrated Circuit

CMOS = Complementary Metal-Oxide Semi-conductor

# The semiconductor industry

An Industry organized to follow a Very Aggressive Roadmap over the last 40 years!!

→ higher performances at reduced cost to increase profits



- Technology node shrunk from 10μm to 10nm
- Wafer size increased from 50mm to 300mm (450mm wafers in a few years)

How to continue this road map? What can be done beyond CMOS?

# Key Milestones

## Partnership with Leaders

### 2006/2008

- ❑ Crocus funded: **CEA/LETI/Spintec**
- ❑ MRAM development: **SVTC**

### 2009

- ❑ Manufacturing - **Tower Jazz @ 130nm**

### 2010/2012

- ❑ Invent MLU: **MIP – Logic**
- ❑ \$250M JV: **CNE @ 90nm-65nm-45nm**
- ❑ JDA with IBM: **MLU deployment**


### Business development

- ❑ with Morpho: **Smartcard**
- ❑ with Inside secure
- ❑ with SMIC: **CMOS supply**



# Corporate Profile

## - Powerful Ecosystem



### Technology:

Magnetic Logic Unit (MLU™)

> 150 patents

> Memory blocks, Logic, Analog



### R&D Partners:

IBM JDA – Yorktown

CEA - Grenoble



### Product Focus: MCU

Smartcards/Secure MCU

High temperature

Smart sensors amplifiers

NV-SRAM



### Manufacturing Partners:

Crocus Nano Electronics

Tower Jazz

SMIC



### Investors:

\$125M cash raised

Committed Syndicate




### Strong team:

50 Employees

»200 Associated persons



# Operations




# What is MRAM?

**Disk Drive:  
Magnetic Technology**  
*(20 years of technology experience)*




**Semiconductor:  
Speed & Logic CMOS**



**Value Add 3 masks**


**MRAM**




**25-40 Mask Layers**



# Technology: Process Schematic










# The Universal Memory:

- Non volatile ☒
  - Fast as SRAM ☒
  - Dense as DRAM
  - Infinite endurance ☒
  - Easy / cheap to embed into ASIC ☒
  - Zero stand-by current ☒
  - Fully scalable ☒
- 




# MRAM vs. other Memories


	DRAM	SRAM	NAND Flash	NOR Flash	FRAM	MRAM	PRAM
Stability (Not volatile)	NO	NO	YES	YES	YES	YES	YES
Current max size	4Gb	128Mb	32Gb	2Gb	16Mb	16Mb>8Gb	512Mb
Write speed	10ns	5ns	1000ns	1000ns	100ns	15ns	100ns
Read speed	10ns	5ns	1000ns	50ns	15ns	15ns	15ns
# of rewrites	10**16	10**16	10**3	10**4	10**10	10**12+	10**6
MLC	NO	NO	YES	YES	NO	Yes	?
Cell size	6F <sup>2</sup>	80F <sup>2</sup>	4F <sup>2</sup>	10F <sup>2</sup>	30F <sup>2</sup>	8-25F <sup>2</sup>	10F <sup>2</sup>
Structure	<p>1Tr+1C</p> 	<p>6Tr</p> 	<p>1Tr</p> 	<p>1Tr</p> 	<p>1Tr+1C</p> 	<p>1Tr+1C</p> 	<p>1Tr+1C</p> 

# the Quest...

## THE Universal Memory





# MRAM Field of Use







# MTJ: the heart of *MRAM bit cell*


## MTJ structure



$$TMR = \frac{R_{\uparrow\downarrow} - R_{\uparrow\uparrow}}{R_{\uparrow\uparrow}}$$



# Scaling : the stability issue



Switching rate

$$\tau = \tau_0 e^{\frac{KV}{k_B T}}$$

( $\tau_0 = 10^{-9} \text{s}$ )

*Stored magnetic energy* (points to  $KV$ )  
*Thermal energy* (points to  $k_B T$ )

Switching probability

$$P_{\pm} = 1 - e^{-\frac{t}{\tau_{\pm}}}$$




10 years retention  $\rightarrow KV/k_B T > 60$

As  $V$  goes down tendency to self-demagnetize gets worst

$\rightarrow$  Superparamagnetic limit  
(also observed in HDDs)



Only solution is to increase barrier height

$\rightarrow$  The « storage trilemma »




# There are many MRAMs !

## Field-driven




## Thermally Assisted (TAS)





## STT (SPRAM)


### Planar




### Perpendicular





## STT-TAS




## Precessional



## DW motion






## STT Domain Wall motion





# TAS-MRAM

## Thermally assisted writing

- ❖ Use of an additional AF material to “lock” the stored data: storage layer is an F/AF **exchange biased bilayer**: high stability @ small feature size
- ❖ The data can be “unlocked” by locally heating the memory cell - use current flowing through the junction to **heat the storage layer** above its blocking temperature: perfect selectivity
- ❖ Switch the storage layer by a **single magnetic field**




# TAS writing




$T = \text{room temperature}$

**Step 1:** Heat cell by flowing current through transistor



$T > \text{writing temperature}$

**Step 2:** Switch magnetization by a magnetic field pulse




$T = \text{room temperature}$


**Step 3:** Cool under magnetic field



# From MRAM to MLU: Stability




# Technology: Process Roadmap





# Technology: Magnetic materials



*Timaris sputtering tool  
from SINGULUS  
200mm wafers  
Installed at Minatec, Grenoble*



# Technology: Thermal Management






Compared to Standard MRAM, stack changes are :

- Add anti-ferromagnetic layer
- Add thermal barriers
  - Concentrate heat
  - Control temperature rise
  - Reduce heating power

# Gen2


vs.

# Gen3






# Technology: Process Schematic




# Technology: GEN 3 PROCESS FLOW




- Receive CMOS wafer from Foundry after dielectric deposition
- Metal trench Litho and etch
- Cladding deposition (PVD). **Co**
- Cu Damascene (PVD) **Std Cu seed**
- Top Cladding Deposition (PVD) **Ta**
- CMP Top Cladding metal

# GEN 3 PROCESS FLOW




- Deposit Dielectric and open Via
- Deposit Strap Metal (PVD). Ta




- Pattern Strap Metal
- Etch Strap Metal

# GEN 3 PROCESS FLOW




- **Deposit Magnetic Stack (PVD)**
  - Total of 10 -12 thin layers. 7 to 8 different materials : Ta, Ru, FeMn, CoFe, CoFeB, Mgo, NiFe
  - Precise thickness and film morphology control




- **Magnetic Stack Etch**
  - Precise side wall control
  - No redeposition and short
  - Post shape control
  - Magnetic film affected by Cl and F etch

# GEN 3 PROCESS FLOW



- **Dielectric Deposition**




- **Via First Cu Dual Damascene process (PVD) Ta, TaN, Cu seed**



# GEN 3 PROCESS FLOW

- Final dielectric layer deposition
- Ta and AlCu deposition (PVD)
- AlCu Pad etch



# From the Lab to the Fab : The challenges for functional products

## Functional device over 10 years and $10^{12}$ write cycles :

Yield for Read Head production :


1 device = 1 MTJ  $\rightarrow$  40% bit yield on a wafer is enough to make profits.



For one functional one 1Mb MRAM, bit yield within this memory has to be  $>99,9999\%$

## Objective of Reliability + Yield :

$\rightarrow$  Errors rate  $<10^{-6}$  over 10 years and  $10^{12}$  write cycles




## **From MRAM to MLU**

### **Magnetic Unit Logic**

# From MRAM to MLU

## Magnetic Unit Logic


How Magnetic Logic accelerates innovation ?





\* No CMOS required

# MRAM to MLU

- **MRAM:** 2 states: Parallel “1”, or Antiparallel: “0”
- **Thermally Assisted Switching (TAS):** Pin storage layer
- **Self reference cell:** Reference layer becomes as sense layer for the field line
- **Magnetic Logic Unit (MLU):** 3 terminal device




# Match-in-Place™



Input	Stored	Match
0	0	Yes
0	1	No
1	0	No
1	1	Yes


# Accelerate innovation

## From MRAM to MLU







# Dense L-cell




# Match in Place

- Fully leverage TAS and self reference
- Use sensing layer for matching purpose.
  - Field lines carry the input key
- Stored key is blocked by the top AF




# Traditional


## “Read & Compare” Authentication



# The Issue in Traditional “Read & Compare” Authentication



# Direct Match in Place Authentication




The MLU does two things: store and compare, **and does it fast (15ns).**

The confidential reference pattern gets compared **inside the MLU.**


Confidential stored information never leaves the MLU.

# Illustration of match chain




No input data

# Illustration of match chain




# Illustration of match chain






# search



# MLU Application: Smartcard



**Smart Card  
Market  
>\$6B**



## MLU Advantages:

- **Sustainable Lower Cost** .....2 Masks, Low Voltage, Faster Test
- **Advanced Security Features**.....Tamper Resistance, “Zero Knowledge Proof”
- **Streamlined Process Integration**....Backend Wafer Process, Standard CMOS

# **Need Higher protection:**

## **Secure chip based authentication is gaining acceptance**


---



- 1- Highly Secure**
- 2- User friendly**
- 3- Mature technology**
- 4- Low cost**

# Smartcard Suppliers:


## 2010 all market segments





# MLU Implementation

## 50x simpler

**CMOS - CAM:**  
20 transistors per cell




**MLU cell:**  
1 MTJ\* per cell





\* MTJ Magnetic Tunnel Junction

# MLU Application: High Temperature & Sensor

Automotive is one of the  
fastest growing segments of  
the semiconductor market  
**\$23B in 2011**



Oil drilling & Industrial is  
niche volume but high value



## MLU Advantages:


- Capable of 250°C operation...MLU data storage at very high temperatures
- Sustainable Lower Cost .....2 Masks, Low Voltage, Faster Test
- High Sensitivity .....>  $10^4$  field range, Integration with CMOS

# MIP Signature data base

## Check only - Non readable



# Positioning MLU in the Cloud: Random access





## Product development work

---

- **Secure Bio-metric chip for terminals**
- **Bio-metric data base for search for GPS engines**
- **Irreversible NV-memory loss modes**
- **Image recognition**
- **Look up table for CPU HW acceleration**
- **...**

# Acknowledgements

---

## **Crocus' Technical team**

**France: Magnetic physics & security**

**California: Microelectronic team & design**

## **Crocus' R&D partners**

**LETI/CEA, Spintec, SVTC and Tower , IBM**

# Question?